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The video reconstructor circuit (VRC) of the channelized
or range gated moving target indicator (RGF/MTI) is designed
for integrating on a single dual in-line integrated circuit
package (DIP) . The developed chip model is tested and its
performance evaluated for a wide range of operating condi-
tions. The tests indicate that the model offers superior
performance over the RGF using discrete components. An
extension of this technique offers opportunities in reducing
the majority of the remaining channel elements to chip size.
For many MTI applications this will yield still additional
benefits.
Full TTL compatibility of the design makes the device
easily controllable with digital logic. The threshold
voltage setting, the output gate control and the integration
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The intent of this thesis is to improve the performance
of the range gated moving target indicator (RGF/MTI) and to
design the video reconstructor circuit (VRC) of the range
gated channel on a single dual in-line IC package (DIP)
chip.
The discrete circuit in Figure 1 was constructed in
1973 by N. Koral [l] and was improved by Charles J. Boyle
[2] in 1975. Twenty channels and a timing system have been
integrated in a demonstration unit which operates in con-
junction with the AN/UPS-1 surveillance radar. From the
circuit of the channel the sample and hold and the gate
filter can be implemented using IC ' s readily available in
the market. The design of the last part, the VRC, is
presented in this thesis.
In Part II radar operating fundamentals and the RGF/MTI
problems, are introduced. The signal processing in a radar
system is first examined and it is then specialized in MTI
theory for both the real time domain process (MTI with
delay line cancelers) and frequency domain process (the
RFG/MTI) . In conjunction with the existing models of the
RGF/MTI channels useful observations of its performance,
advantages and disadvantages are made. In addition the
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the definition of the requirements of the updated and
improved circuit model, which is to be integrated on a
chip.
The reason for this long introduction to the problem
is the author's belief that despite numerous disadvantages,
the RGF/MTI has potential for excellent performance.
Part III, the Design of the Video Reconstructor Circuit
(VRC) of the RGF/MTI on DC Single Duel in Line IC Package
(DIP) starts with an overview of a typical IC development
procedure, and the responsibilities of the designer. A flow
chart of the design process is developed and followed closely
until the completion of the design with the layout.
In Part IV, Experimental Procedure, the circuit model,
tests and performance evaluation are presented.
The conclusions drawn from this IC development are
contained in Part V, Conclusions.
In Appendix A the author presents a pseudorandom (Jitter)
PRF generator, a sample and hold circuit and a first order
recursive sampled analog gate filter (expandable to higher
order) . These circuits use readily available IC devices
and may be parts of an updated version of the RGF/MTI
channel
.
In Appendix B, the characteristic curves, the component
specifications and the layout schematics [3] used during this
design are shown for convenience.
15

In Appendix C the mathematical analysis of the rectan-
gular pulse and the rectangular pulse train is shown.
Finally, Appendix D contains the cost effective analysis
for the new device.
16

II. RADAR OPERATION FUNDAMENTALS AND THE RGF/MTI PROBLEMS
A. SIGNAL ANALYSIS
This section presents a brief discussion of the theory
and operation of a typical MTI radar system (Figure 2)
.
The signal waveforms involved in the entire radar process
from the beginning to the end of the transmit/receive cycle
are shown in Figure 3.
The radar cycle begins at the oscillator in the fre-
quency generating subsystem, where the baseband sinusoid A
is generated.
A = G Sin (2nft)
This waveform is then frequency translated to the radar
operating frequency (RF) . Because of device limitations,
frequency translation is made in several mixer stages and
can be expressed analytically by the identity:
SmA-SinA 5 % [Sin (A+B) + Sin (A-B)
]
A high pass filter for frequency-up translation in
the transmitter (a low pass filter for frequency-down
translation in the receiver) is used to reject the low
frequency component (high frequency component in the
receiver)
.
It should be noted that for the remainder of the
analysis all amplitude terms will be omitted, since their













































































































































































A = Sin (2tt ft)
B' - Sin ( 2rr f__t)lr







D = Sin [(2-rrf ) t]; KT<t<KT+T,
k = 1,2,3.




I = phase detector output
Sin (2-rrf t)
lt 4^vr tSin[+ 2tt fd - * ]= sin(+—
X
J = sample and hold output
K = filter output
L = full wave rectified video
At«-
M = integrated (dc) video
N' = Gating pulse
5
6 N = VRIC output
Figure 3. Radar waveforms
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For transmitter operation the sum frequency output
from the last mixer stage is amplitude modulated by a train





Sin (2.iTfRF )t ; KT<t<KT+t, k = 1, 2,
elsewhere.
T is the pulse repetition period (PRP)
T is the pulse width (PW)
In the frequency domain the pulse train is described as
c = &£ £ Sin (nrrt/T) [ j27rnt/T]f T -0° mr t/T r u / j





RF ) + 6(-£Rp )
thus, the expression for the pulse modulated RF signal becomes:
Df
= Bf * C f
|1 {Sa[(f + fRp )l] + Sa[(f - fRF )I]}
The graphical representation of the waveform in both time
and frequency domain is given in Figure 4
.
The rectangular pulse and the rectangular pulse train
are not realistic waveforms but approximations to an ideal
waveform generated from the addition of several harmonic
terms of a sinusoidal waveform (See Appendix C for details.)
20
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Figure 4 . Carrier pulse modulation and its graphical
presentation in time and frequency domains.
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The pulse modulated RF signal, properly amplified, is
then transmitted to free space. Typically, the transmit
operation corresponds to the pulse width. The radiation
pattern is determined from antenna characteristics (i.e.,
A
, g, , D) . Generally it has a narrow beamwidth and low
jidlobes
.
After the transmit cycle is completed, the duplexer (TR)
isolated the XMTR from the RIVR which now is turned on.
The radiated energy is propagated with a velocity close to
gthe speed of light (C = 3x10 m/sec) . The power density
at distance R from the XMT antenna is given by:
S = g d Pt
r 2~
Any objects in the surrounding space are illuminated.
Depending on their physical and electrical characteristics,
they absorb a portion of the incident energy (Sa) and
reflect/reradiate the remainder (Srr) . Most objects that
are "targets" have a ratio of absorbed to reradiated energy
less than unity. Objects having ratios greater than unity
are classified as "clutter." These defining terms are not
true in all cases. Targets on clutter have also been
defined by the differences in their frequency spectra.
In most cases manmade objects are constructed from conduc-
tive materials which reradiate most of the incident energy.
Thus, the "target" to "clutter" ratio limitation is correct.
22

f£- < 1 "Targets"
Srr _
P- > 1 clutter
Srr
"Targets," in general, have poor directional characteris-
tics and the reradiation of a fraction of incident energy
is omnidirectional or nearly so- It is customary to assume
omnidirectional characteristics. Thus:




g d V °
(4^R2 ) 2
The term, a, radar cross section, has been added to gener-
alize the expression. Note that Srr now represents the
power density in the vicinity of the radar antenna. If the
effective area of the antenna is:
,2
where A(=c/f) is the wavelength of the transmitted signal.
The signal power at the receiver front end will be:
S =
gd-










The pulse modulated carrier signal has been amplitude
(AM) and angle (FM, PM) modulated from the rotating antenna
as well as from the target. Undesirable signals (noise)
are also received from the antenna. Therefore, the total
power available in the front end of the receiver (P) is:
P = S + N




= G Sin [2ir( fRF + f^) t - ~^—l
where:
Af = f_„ + f is the FM termRF — m
(j) = (4tt • f__'R) /C is the phase shift due to the
reflection on the target at the distance R.
During the time the receiver is "ON" more than one signal
return may arrive within the unambiguous range of the radar.
These signals will be processed by the receiver.
The process of signal detection differs from radar to
radar. Because it is the purpose of this thesis to investi-
gate a new technology to improve signal processing in an
MTI radar, only that type of detection process will be
further considered here.
B. THE DOPPLER FREQUENCY SHIFT AS THE FUNDAMENTAL MTI THEORY
The Doppler theorem states that the difference in fre-
quency between the incident waveform and its reflection from
24






The sign of the frequency is taken as positive if the moving
object approaches the observation point; otherwise, it is
negative.
This frequency shift introduces angle modulation of the
pulse modulated carrier (D) which now becomes:
SR
= G Sin [2TT(fRF + fd ) t + K<j>]
The spectrum of the Doppler frequency shift is extended from
zero to several KHZ (corresponding to the maximum possible
velocity of manmade objects) . The lower region of this
spectrum corresponds to "stationary" or "near stationary
targets" and is called clutter. Some examples of clutter
are; clouds, sea-waves , weather , mountains, etc.
It is obvious that the upper and lower limits of the
Doppler spectrum are not easily definable but they depend
on the application and the operating conditions
.
C. MTI RADARS AND SIGNAL PROCESSING
The MTI radar receiver serves to detect a Doppler
frequency shift that corresponds to targets of interest
within the radar's useful range and uses this frequency to
generate a signal that the operator will recognize.
25

For the detection of the Doppler frequency and because
RF discriminators do not have enough frequency resolution,
the received signal or echo return, is down frequency trans-
lated (to the video region) using several mixer stages (with
low pass filters) . Analytically:
G" = E-G =
{Sin [2ir(f
Rp + fj) t - K<j> ] + Noise} -Sin[ (2TrfST ) t]
Sin[2MfRF + fST + fd ) t - Kcfr]
+ Sin[2^(fRp - fgT + fd ) t-<J>] + Noise
£„_ is the STALO or the IF. After the low pass filter remains
only:
G' = Sin[27t(fRF - fST + fd ) t - <j>]
Assuming that fgT = fIp^ + fip>2 +. . . . -fRF or f^, - fgT
= fCOHO' then












1 . MTI Employing Delay Line Connectors (t-domain)
The signal G is delayed in time by passing through
2
a delay line with delay time (t,) EXACTLY equal to the
PRP(T) . Then it is subtracted from the present (at the time
T + T) input G, = G (t + T) to give the video signal:
Sv = G (tQ + T)
- G(tQ )
4tt V 4 tt V
= Sin[+ —j-Z (tQ + T) -<f>] - Sin[+ —j-£ tQ -<(>]
= Sin(2frf T) cos [2rrf , (t + T/2)
-<J>]
Note that:
a. If f , ^ then the video signal is also a non-
zero signal (Sr £ 0) provided that:
2TTf
d (t+T/2) -<J> + it/2
b. If f , = | ; K = 0,1,2,.... Then
:
sin(2^fd T) = Sin(^ f) =
The speeds for which f , = K/T are called blind speeds and
are given by the equation:
CV(K) = k 2f TRF
Blind speeds are eliminated with "staggered" or "jittered"
PRF systems (such as the one shown in Appendix A) . Un-
fortunately jittered PRF cannot be employed very easily on




MTI radars using delay lines because as may be recalled,
the delay line must have a delay time constant exactly equal
to the VRF . Therefore, only a staggered PRF system can be
used. For this system two delay lines (one for each PRF
value) are required.
Other disadvantages accompanying this type of MTI
signal processing are:
(1) High power loss in the delay line and the
associated transducer.
(2) Large and bulky processors.
(3) Crystals used require high degrees of
geometrical accuracy and high temperature stability; thus,
difficult and expensive construction.
(4) Crystals are extremely sensitive to ship-
board shocks and vibrations.
2. MTI Employing Range Gates and Filters RGF/MTI
In the frequency domain Doppler frequency detection
is accomplished by banks of narrow band filters. This
process offers both range resolution, if range gates are
used, and Doppler resolution if narrow band Doppler filters
are employed.
In the past narrow band filters were difficult to
design and occupied considerable space. Today Doppler





The RGF/MTI method is more effective than the
original MTI with the delay line connector and is more
commonly used particularly in its digital form.
However, once PRF are employed the wide frequency
spectrum required to give range resolution is lost.
Detection of a moving target can be made but time or range
information is missing.
To overcome this problem range gates are employed.
Subsequent portions of the time domain signals are
assigned to a series of channels by a gating sequence.
This gating scheme permits the appropriate target signal
to enter into the appropriate channel. All input gates
conduct for exactly the same time At related to x = PW.
Pulses from the output gates are time multiplexed in such
a way that a pulse occurs only at the points of the range
scale where a moving target was detected. The process
through the gates can be viewed as a sampling process, with
PW of the sampling pulse equal to the conducting time of
the input gate. Thus At, the gate time, determines the
useful bandwidth.
Each channel (Figure 6) except the input gate
contains; (a) a sample and hold circuit (or box car generator)
which converts the bipolar video pulse train at the output
from the phase detector (I) to a staircase bipolar video (J)
,
(b) a gate filter which permits only the Doppler frequency
to be processed (still bipolar)
, (c)- a video reconstructor
circuit (VRC) which contains a rectifier, integrator, threshold
29

setting network and an output gate, converts the bipolar
video to a unipolar (dc) voltage, compared with a reference
signal (threshold) and when a gating pulse is present,
outputs a pulse.
The disadvantages of the RGF/MTI process are basic-
ally due to the hardware. To implement the functional
block of Figure 5 a large number of components is required.
The components of the existing circuit [1,3] are all discrete
except for the gate filter (hybrid) . Discrete components
consume a considerable amount of power, require multiple
voltage supply, have low performance capability, require
considerable support and documentation and are difficult
to service
.
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III. THE DESIGN OF THE VIDEO RECONSTRUCTOR CIRCUIT (VRC)
OF THE RGF/MTI ON A SINGLE DUAL IN-LINE IC PACKAGE (DIP)
A . GENERAL
The design of the VRC on a DIP (chip) is based on
"Semicuston IC design" procedures and the "monochip" concept.
Several semiconductor industries have developed a series
of standardized chips which contain a large number of inte-
grated components in fixed locations. The surface of the
chip is designed in such a way that many different paths,
to interconnect the components, can be made. Components
having identical characteristics with those on the chips
are available in kit form to facilitate the following steps
of the design.
In the first stage of the developmental procedure, pro-
duction is customized. The design develops the metaliza-
tion mask for the interconnection of the components of the
circuit. To ensure safe production, kit parts may be used
to build the prototype of the circuit. Then a series of
tests and measurements may be obtained to make sure that
none of the components reach limiting conditions. The
final circuit configuration is used for the development
of the rough layout schematic. Figure 6 is the flowchart
of a typical IC development procedure, derived by the author.
Step 12 calls for the layout of the chip. This is a funda-
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Figure 6 Flowchart of a typical ic development procedure-





























































The layout is "taped."
(Mylar taping)
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Here, this step represents the initial effort of the
thesis in seeking a desirable VRIC and it is shown in
detail in Figure 7. Section B contains the complete design
process based on this step.
After the completion of the layout, the responsibility
for production is returned to the manufacturer (steps 13
through 23 in Figure 6)
.
B. VRIC DESIGN PROCESS
To facilitate the design procedure, the flowchart
developed in Figure 7 was followed closely. Each step of
the design procedure is explained below.
1. General Specifications
Since the VRIC was desired to be comparable with
the existing range gates [1,2] the specifications of the
basic circuit (Figure 1) were reconsidered. These specifi-
cations are:
a. Input ports:
(1) Bipolar video input signal (from the gate
filter) 6 V , 100-400 HZ.
(2) Unipolar video (from the output from the
integrator to the threshold and gating network.
(3) Threshold (reference) signal, 0.1 to 5V.
(4) Gating pulse, negative, TTL compatable,
PW = 0.625 y sec.
b. Output ports:
(1) Half wave rectifier output (input to the
integrator) at the half of the input voltage level.
36
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corresponding specifi-































































NOTE: In the new design it has been replaced by a full
wave rectifier.
(2) Output gate, unipolar video TTL compati-
ble, positive, pulse.
c. Power supplies/ground terminals (+24V, +15V,
-15V, GND) .
These specifications of the older discrete video re-
constructor (VRC) were modified to satisfy not only the
AN/UPS-1 surveillance radar but to make them more general.
The new specifications are listed in the VRIC specification
sheet (Figure 14)
.
2 . Block Diagram
After modification of the VRC specifications and
the replacement of the HWR with a FWR, the block diagram
of Figure 8 was developed. At each input/output port, the
characteristic letters (corresponding to waveforms of
Figure 2 are also shown). NOTE: The title "VRC" (video
reconstructor circuit) as it appears in the block diagram
of Figure 6 (discrete circuit) has been replaced by "VRIC"
(video reconstructor intergrated circuit). Also, the
"integrator" block has been removed from the IC main block.
The reasons for this is that capacitance value equivalent
to those required for the integrator cannot be obtained in
IC's.
3The original model [1,2] was designed to operate in



































































































































3. Generation of Circuit Configurations
From the several circuits for this stage , the
circuit shown in Figure 9 was shown experimentally (Part IV)
to be the best. The functional blocks a, b, c, and d are
analyzed as follows:
a. Full wave rectifier
The input, bipolar video voltage, is applied to
the base of Ql . This voltage is converted from Q3, Q4 and
Q101, Q103 to bipolar current at the collector of Q2 .
During positive half cycles this current flows through the
composite PNP (from Q5 , QL06) to the load (10K^) . During
the negative half cycles this current is "mirrored" to the
load from the Q104, Q105. The waveform at the output of




The integrator is implemented only by the
external capacitor (C) connected from the output of the FWR
to ground. The time constant is adjusted to the dwell time
of the antenna. This time is different from system to
system and for the same system may be different from gate
to gate. The integrator time constant together with the PRP
has a major effect on the power spectrum of the echo return
[9]. The output from the integrator is a dc voltage at a
level equal to the average of the input voltage.
c. Threshold circuit
The dc voltage from the integrator output is


































































































































threshold or reference voltage applied to the base of Q108.
When Vin_>V. , a nonzero output is produced. In this case
it is applied to the collector of Qll of the output gate
circuit.
d. Output Gate Circuit
The output gate functions as an "AND" gate.
The inputs to the "AND" gate are the gate control signal
(same with the one controlling the input gate) and the
output from c. When both the inputs are not zero, the
gate produces a TTL compatible pulse with: PW <*Ax where
At is the duration of the control signal.
4
.
Circuit Tests and Performance Evaluation
This part of the design, concerning circuit implemen-
tation (model) and various tests performed to ensure proper
operation, is described in Part IV Experimental Procedure.
5. Development of the VRIC Layout
The development of the layout is the last major
part of the semicustom design (Step 12 shown in Fig. 6
expanded in Fig. 7) and it is described as follows:
a. Chip selection - From the "monochips A,B,C,D,E,
F,I,J,K (Appendix B) type D was selected because of the
component match with the requirements of the VRIC.
b. Functional block assignment - The VRIC in Figure 9
was divided into functional blocks:
(1) Current source -1
(2) FWR input stage





(6) Current source -2
and the circuit components were listed separately for each
block.
c. Block allocation - Using the number and type
of the components required for each block, the allocation
of the layout area was made (Figure 10) . An important
factor that was considered at the same time was the re-
quirement to eliminate the need for crossover connections.
These connections are based on the cross-under resistance
of selected transistors (not used) . The subject is
greated in n-1 of this section. The components in each
block were numbered (1-99 for NPN transistors, 101-139 for
PNP transistor) . Resistors were not numbered. The alloca-
tion was completed locating the components away (as much
as it was possible) from the border lines.
d. Block interconnections - It was found practical
to draw the interconnection lines between blocks in the
early stage. The lines should not be long because of the
aluminum metal conduct resistance which is introduced
(tO x 10" mft per square inch)
.
e. Thermal coupling - The heat sources of the VRIC
were located over the widest possible area and uniformly
displaced. Components requiring matching were located
symmetrically across hypothetical isothermal lines for







• 1 *** Ml
'U ig"
















€. *i V Kf*B
,? •< I. T
J(W«.
c% •' 5C 1 • *c3 *i A -A .( 1
jsj isi jk* j^
*c m




Figure 10. The layout sheet of the "D" type chip [3].
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f. Signal coupling - Since the inductive and capa-
citive coupling between the bonding wires and the package
pins are critical at high frequencies and can lead to
oscillations, lines with widely differing frequencies were
physically separated as much as possible.
g. Power lines - The most negative voltage was
connected to the substrate and the most positive to the N-
layer. At least one connection had to be made from the -V
to the peripheral pad (negative) and one from the +V to one
internal +r auxiliary pad.
h. Component interconnections - For the component
interconnection the factors 1,2 and 3 were carefully
considered.
(1) Cross-unders . The cross-under resistance
between the conducts of the multiple collectors of the
transistor was used when it was necessary to cross two
lines (Figure 11.2). Conceptually, the cross-under re-
sistance is similar to the pinch resistance (Figures 11. b, c) .
Since the cross-under resistance is considerable (values can
be obtained for the pinch resistors) it may affect the opera-
tion of the circuit. For this reason, cross-under resistances
were calculated (from Figure 19) and added to the model to
test its performance. After this, reevaluation was necessary.
(2) Metal routes - The maximum number of metal
routes that can be drawn on each area of the layout is indi-
cated from the number of dotted lines. The metal runs are
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Three Terminal Pinch Resistor
Figure 11. Cross-under and pinch resistances;
(a) demonstration of crossover connection
using cross-under resistance, (b) a two








































































Figure 12. Resistor characteristics. The characteristics
shown are the pinch resistor characteristics




nearest other metal run or component. Their thickness is
1 micron and their specific resistance 50 mfi/square micron.
For considerably long paths the line resistance was calculated
and was added to the corresponding line of the model. Also,
the current density of several critical circuit lines had to
be considered and the width of these lines were predetermined.
(3) Emitter thin-oxide layer - Lines directly
connected to pads may cause permanent damage to the very thin
emitter oxide layer. For this reason, such lines were drawn
away from the emitter thin oxide layers (shaded regions on
the layout in Figure 10)
.
i . Pin Assignment
Pin assignment was made using a simple rule
:
bonding pads and package pins should be connected with
straight lines and without crossings.
j . Layout Sketch
The rough layout sketch of the VRIC was drawn
according to the above procedure and is shown in Figure 13.
This figure shows the metallization mask of the VRIC. This
mask (a manufacturer's responsibility) is done for demon-
stration purposes only and should not be used for the real
mask development. (Due to the need of accurate measurement
instrument for the width of the connection lines or distance
between two lines, the indicated dimensions are not in scale.)
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The developed layout of the VRIC is the final step of
the design procedure. With the layout completed, a pro-
duction order for this device (the VRIC) may be placed at
any time. The first devices could be available in four
weeks. The total cost of the production is about one-fourth
of a full custom design of the same circuit. Cost effective-
ness over the discrete equivalent circuit cannot be exactly
defined since it depends on the per year production.
In addition to the design effort, packaging information,
connection diagram, absolute maximum ratings and typical
applications for the VRIC are included below.
1. Packaging Information
In order to satisfy the mechanical and electrical
requirements of MIL-STD-883, the VRIC must be packaged in
the slightly more expensive ceramic packages (CERDIP)
.
2. Connection and Functional Block Diagram
The connection diagram is shown in Figure 14
together with the functional block diagram of the VRIC.













Table I. Absolute maximum ratings of the VRIC.
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Charac- ^Values
teristics min. nominal max.
+V +3 +5 +15






























-V Analog FWR GND
Input Output
-V Negative power supply input (connected to
substrate)
ANALOG Typically a video signal. Power level
INPUT programmable from lOmV to 8Volt. The













Digital TTL compatible pulse output 0-5V.
Acceptable 0-5 volts.
Gating pulse, active low
+5
Figure 14. Specification sheet of the VRIC; (a) packaging
information, (b) functional and connections
diagrams, (c) pin assignments.
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4 . Typical Applications
Figure 15 shows the connection diagrams as: (a)
FWR and (b) VRC in a RGF/MTI channel. Other applications
may be (c) threshold circuit, (d) "AND" gate.
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V_ depending on input
balancing requirements
Figure 15. Typical application configurations of the VRIC




IV. EXPERIMENTAL PROCEDURE, PERFORMANCE EVALUATION, TESTS
A. BREADBOARDING
The schematic diagram of the VRIC (Figure 9) was imple-
mented using KH ports provided especially for semicustom
IC design. Electrical characteristics and connection dia-
grams for these parts can be found in Appendix B [3]. The
parts UO-001 and MO-003 were selected for the VRIC.
The connection diagram of the VRIC model (breadboard)
is shown in Figure 16. It should be noted that even though
the resistors have nominal values, they are shown as varia-
ble resistors. The reasons for this are:
1. It was found that almost all resistors of the
successful circuit configuration had to be corrected for
cross-under and line resistances on the layout (the circuit
was then retested)
.
2. For the "worst case" design, each resistor required
a wide range of values (this case is studied in Section B.l)
,
The VRIC configuration with the nominal resistor values
was first examined for proper operation. A sinusoidal wave-
form of about 1 KHZ was selected as an input "test" signal.
This is a very close approximation to the bipolar video used
in the real system. The input voltage level was selected































Starting with an input signal variation of lOOmV p-p
the beginning of the full wave rectification was observed.
As the input level was increased, the level of the rectified
negative half cycle also increased from 0.5 to 7.0 Vpp at
the input full wave rectification was "perfect." Beyond
this "saturation" was observed until about 20 Vpp. Table II
contains the values for the input and rectified voltages.
Figure 17 is the plot of the output Vo versus the input Vi.
This curve is the experimental characteristic curve of the
device. Figures 18 and 19 contain the pictures of input/
output waveforms of all the stages from the oscilloscope.
NOTE: The operating point of the device can be externally
adjusted by an input balancing circuit which was added
during the thesis testings.
B. TESTS
1. Worst Case Resistor Values
The components (transistors, resistors) fabricated
on chips have Gaussian distribution of their parameters.
Testings for "worst case" resistor values started by varying
the nominal resistor values Rl through RIO within the limits
of the region (a) 6 8% shown in Figure 20. The same was done
in regions (b) 95% and (c) 99.8%.
For all the resistor variations except for R5 and
R9 , the effect on the output was observed to be small. The
variations of R5 and R9 , which are the current sources
II and 12, had a large effect on II and 12 as it can be




TABLE II. VRIC Input/Output Voltage Measurements






















































Figure 17 VRIC characteristic curve (experimental) . The









Vin = lOOmV pp





Vin = 200mV pp
Vo = 60mV dc
Scale: 500mV/division
800Hz
Vin = IV pp










Vin = 4 Vpp
















The full wave recti-
fier output (1) when
the input (2) is not
balanced. Note: The
second half cycle is
not at the same voltage
















Figure 19. Gating pulse (1) and VRIC output (2). It can be
seen that the duration of the negative
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The optimum output response from the rectifier and the gate,
the currents II and 12 were found (experimentally) to be
200xA and 400xA, respectively. Solving for R5 and R9 in the
above equation:
R5 = 46K, R9 = 10. 2K
To overcome the sensitivity of the circuit with respect to
resistor variation, the resistors R5 and R9 were implemented
by using the maximum number of small value resistors in
series and parallel combinations. This way the mean value
of the combination was very close to the value of R5 and R9
(nominal)
.
2 . Tests for Transistor Parameter Variation
The distribution of transistor parameter values such
as h.e , V, . etc, is also Gaussian. To determine the effectfe be
on circuit operation the kit parts were interchanged/replaced
many times. Some effect was observed on the shape of the
output from the FWR but there was no effect on the integrated
(dc) output. The cause of the FWR output shape variation was
due to shifting of the operating point of some transistors to
the beginning of the nonlinear portion of the characteristics.
This effect was not considered to be significant and thus the
operation was called "safe."
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3 . Substrate Current Measurements and Power Dissipation
Connecting all the substrate contacts to the most
negative supply (-v) through a 10°, resistor, the total
current through the VRIC "device" was measured to be about
1.2mA. The maximum permissible current for the devices is
2mA [3]. Therefore the device was found to operate within
its limits. The power dissipation (calculated) was 380mw
(at room temperature, 25 C) which is a very satisfactory





Several conclusions concerning the performance, the
effectiveness, and the features of this device can be drawn
from the design procedure and the performance evaluation of
the VRIC on the 8 pin dual in-line IC package (DIP) developed
in this thesis.
The original model of the circuit, on which this IC
design is based, is the discrete circuit of the RGF/MTI
channel integrated in the 20 channel MTI simulator that
exists in the radar laboratory at the Naval Postgraduate
School (NPS) . This original circuit was constructed by
N. Koral [l] in 1972 and was improved by C. J. Boyle [2]
in 1975 and the laboratory personnel. The advantages,
disadvantages, and performance of this circuit were discussed
in Part I. Results of the comparison between VRIC and the
original circuit are listed in Table III and are explained
below.
A. PERFORMANCE
The video reconstructor integrated circuit has 50% (3dB)
improved performance over the video reconstructor circuit.
The reason is that the half wave rectifier of the video
reconstructor circuit utilizes only half the energy of the
bipolar video signal (Doppler) . The designed video recon-




The video reconstructor circuit has fourteen components
within a volume of IV x IV x 1" (1.5625 cubic inches) and
the video reconstructor integrated circuit has thirty-two
components in 3/8" x 1/4" x 1/8" (0.0117 cubic inches) . Thus
the video reconstructor integrated circuit occupies 75% less
space. This difference is even greater if the total required
space (for integration and cooling) will be considered.
The total size reduction that may result in a system
from the use of the video reconstructor integrated circuit
amounts to 150-200%.
C. POWER DISSIPATION
The maximum power dissipation for the video reconstructor
integrated circuit is about 350mw and 1200-1500mw from the VRC,
Thus the VRIC consumes 75% less power than the VRC.
D. SYSTEM DEVELOPMENT, MAINTENANCE AND SERVICE COST
For the integration of the video reconstructor integrated
circuit in a system 13, only connections per channel are
required for the video reconstructor circuit. Therefore,
the cost of system development and service/maintenance is
reduced by about 60%.
E. DEVICE SUPPORT AND DOCUMENTATION COST (DSCS)
The video reconstructor integrated circuit as a single
chip required single unit support and documentation instead
of the unit support/documentation required for the video
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reconstructor circuit. Therefore the device support and
documentation cost is reduced by 80%.
F. PRODUCTION COST
From the cost analysis presented in Appendix D, it can
be seen that the video reconstructor integrated circuit is
more cost effective than the video reconstructor circuit
for quantities greater than 5K/year. For RGF/MTI applica-
tions, a large number of gates (and thus video reconstructor
integrated circuits) is required for each system. Therefore,
even for a small number of radars, a large quantity of video
reconstructor integrated circuits will be required and thus
the production cost per device will be greatly reduced.
G. OTHER FEATURES OF THE VIDEO RECONSTRUCTOR INTEGRATED CIRCUIT
Some additional features of the video reconstructor
integrated circuit, which are not available from the video
reconstructor circuit, are listed below.
The importance of these features may not be readily
apparent but it is the author's opinion that they may change
in the feature many of the MTI design approaches in favor
of the RGF/MTI. These features are:
1. Full TTL compatibility (and thus full programmability)
.
2. Integration (time constant, threshold/reference
voltage output control signal) may be independently
programmed to perform complicated operations required
from a sophisticated radar system.
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TABLE III. Quantitive Figures from the Comparison of the
Discrete Video Reconstructor Circuit and the
Integrated Video Reconstructor Integrated Circuit
No. Description VRC VRIC
1 Performance 50% (3d) better
2 Size 150% smaller
3 Power consumption 75% less
4 System development, mainte-
nance and service cost 60% less
5 Device support and docu-
mentation cost 80% less
6 Production cost for
production rate
(a) less than 5K/year lower






UPDATED RGF IC BUILDING BLOCKS
In this appendix the author presents three circuits
that may be used with the developed IC to implement a
complete and updated channel of the RGF/MTI and a "jittered"
PRF which can be used to serve the system.
1. Pseudorandom (Jittered) PRF System
A pseudorandom PRF system is a very desirable PRF in
MTI radars because it offers blind speed elimination and is
an excellent ECCM. Probably technical reasons keep this
system from general usage (difficult, complex implementation)
Most designers use staggered PRF with poorer results.
The design presented here (Figure 22) offers small
size, low power consumption and all the other advantages of
the compact IC designs.
The basic idea of this design was to use the digital
output of a pseudorandom sequence generator to generate a
voltage with approximately Gaussian distribution and to use
this voltage as a control voltage in a one shot multi-
vibrator (74123) to produce a pulse of period approximately
Gaussian. The requirements which necessitated the 74123'
s
use were:
a. The need of adjustment of the mean value (PRF)



































b. The need to adjust the pulse width (pw=2) of
the produced pulses to the radar's requirements.
The pseudorandom sequence generator (Figure 22) is
implemented with a 4 or 8 bit shift register (CD 4015) which
initially supresses the all zero condition with a 4/8 "NAND"
gate. The NAND gate output and the main feedback output are
EX-OR-ed to insure that the simultaneous effect on the DATA
line will not occur. The main feedback is EX-OR-ing several
outputs from the SR to cause RESET on the DATA in line. The
feedback conditions are specified from the designer. It was
found though that 03 and 04 of the 4 bit SR and 04,05,06,08
of the 8 bit SR give better results. Explaining the 4 bit SR
in the feedback loop, Table IV is obtained as a result.
TABLE IV. Pseudorandom Sequence Generator True Table
Ql Q2 Q3 Q4 Q3+Q4 EQ V
1 1 1 1 4 20
1 1 1 3 15
1 1 2 10
1 1 1 5
1 1 1 5
1 1 5
1 1 5
1 1 1 2 10
1 1 2 10
1 1 2 10
1 1 3 15
1 1 1 2 10
1 1 2 10
1 1 1 3 15
1 1 1 3 15
1 1 1 1 4 20
From this table it can be seen that the 20V output occurs
once, the 15V four times, the 10 volts six times, the 5V




The sequence 1, 4, 6, 4, 1 is recognized to be the
binomial sequence. Since the binomial is a very good approxi-
mation to the Gaussian, it is called "pseudorandom" and the
sequence pseudorandom sequence. Figure 2 3 shows the distri-
bution of the summed voltage throughout one period. For
convenience these voltages are scaled down in the summer
using feedback resistance equal to the half of the R2
.
The next step (refer to Figure 2 3) is a simple buffer
stage, added forthe circuit protection.
The dual refrigerable os multivibrator performs
pulse generation. A current (I,) is proportional to the
control voltage is generated from the voltage to current
converter (Ql, Q2, Dl) is charging the capacitor C. affect-
ing in this way the output frequency. The voltage V,










R2 . TT .
• Vin(R1+R2)R3
To keep 1^, ~ small, transistors with h^ about 250 must bec Bl,2 fe
used.
The pulse width is given by:
PW = R6 x R7 x C3
















































































The output frequency is given by:
f =
° T + 60x10 sec
where
T is the on time of the os which depends on the IC,
(proportional to the control voltage)
.
2. Sample and Hold Circuit
The circuit in Figure 24 was built using a readily
available, low cost IC and has very good performance. It is
suggested, therefore, for the RGF implementation.
3. Gate Filter
For the gate filter an eighth order recursive sample
analog comb filter may be used. The circuits for the delay
lines that were used (SAD 512) were provided from the semi-
conductor Laboratory at NPS . Only one stage was built and
tested (Figure 25) . The input/output relationship is shown






Figure 24. A sample and hold circuit (using a low cost IC)











Figure 25. Block diagram of the first order recursive comb
filter (can be expanded to any higher order. For












Figure 26 . Pictures from the spectrum analyzer showing the
frequency characteristics of the tested first




LAYOUT SHEETS FOR THE SEMICUSTOM DESIGN KIT PARTS
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Linear Dipoiar
260 components
71 > 8 1 mils
16 pins max
20 volts max





16 'esistors 200 ohms
43 resistois 450 ohms
43 resistors 900 ohms
sturs 3 6k onms
4 resistors 30 k onms jpmcn)
4 lesistcs 100 k ohms (pinch)
214 1. or.tTis case resistance
Figure 27. Monochip A.
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Linear, DiDOiar
300 components
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24 pins max
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.1*1 ;..^ • T- 45Q ohms
4 r; reS!F!or? 900 Ohms
39 re^stors 1 3 k ohms
'fi resistors 3 6 k ohms
6 'fcsisiors 30 k ohms (pinch)
6 resistors 100 k ohms (pinch)
265 k ohms base resistance
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51 x 56 mils.
14 pins max.
20 volts max.
22 small NPN transistors
8 PNP transistors
6 Scnottk/ aiodes
8' resistors 200 onms
18 resistors 450 onms
20 resistors 900 ohms
1 3 resistors 1 8 k onms
1 2 resistors 3 6k ohms
2 resistors 30 k ohms
(pinch)
94 k onrns Dase
resistance
Figure 29. Monochip C.
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Linear, bipolar
209 components
80 x 80 mils
16 pins max.
36 volts max.
50 small NPN transistors
16 dual PNP transistors
1 5 resistors 200 ohms
30 resistors 450 ohms
28 resistors 900 ohms
29 resistors 1 8 k ohms
24 resistors 3 6 k ohms
2 resistors 60 k ohms
(bulk)
180 k ohms base. resistance
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Linear, bipolar
200 componenis
70 x 70 mils.
18 pins max
20 volts max.
48 small NPN transistors
15 Jual PNP transistors
8 resistors 200 ohms
32 resistors 450 ohms
26 resistors 900 onms
25 resistors 1 8 k ohm
26 resistors 3 6k ohm
5 resislois 30 k ohm
(pinch)
180 k ohms base
resistance
Figure 31. Monochip E.
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Linear, bipolar
460 components
91 x 110 mils.
24 pins max.
20 volts max.
92 small NPN transistors
4 large NPN transistors
36 dual PNP Iransistors
1 8 resistors 200 ohms
88 resistors 450 ohms
68 resislors 900 ohms
61 resistors 1 8 k ohm
61 resistors 3 6k ohm
9 resislors 30 k ohm (pinch)
433 k ohms base resistance
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Linear, bipolar
310 components
75 x 78 mils
18 pins max.
20 volts max.
58 small NPN transistors
19 rebistors 200 orims
68 resistors 450 ohms
65 resistors 900 ohms
44 resistors 1 8 k ohms
27 resistors 3 6k ohms
8 resistors 60 k ohm (pinch)
2 large NPN transistors 269 k ohms base resistance
18 dual PNP ttansistors
Figure 33. Monochip G.
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77 x 88 mils.
18 pins max.
20 volts max.
70 small NPN Iransistors
2 medium transistors
22 dual PNP iransistois
29 resistors 200 ohms
82 resistors 400 ohms
75 resistors 900 ohms
54 resistors 1 8 k ohms
36 resistors 3 6k ohms
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81 x 100 mils.
24 pins, max.
20 volts max
76 small NPN transistors
22 dual PNP transistors
4 quad PNP transistors
23 resistors 200 onms
103 resistors 450 ohms
77 resistors 900 Ohms
53 resistors 1 8 k ohms
2 medium NPN transistors 36 resislors 3 6k ohms
2 :arge NPN transistors 10 resistors 60 k ohms
(pinch)
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61 x 65 mils.
18 pins max.
20 volts max.
36 small NPN transistors
2 medium NPN transistors
12 dual PNP transistors
8 resistors 20 ohms
34 resistors 450 ohms
30 resistors 900 ohms
24 resistors 1 8 k ohms
20 resistors 3.6 k ohms
4 resistors 60 k ohms
(omch)




ANALYSIS OF THE RECTANGULAR PULSE AND RECTANGULAR PULSE TRAIN
1. Generation of the Rectangular Pulse
A continuous in time domain signal can be specified by a
set of parameters (independent of the papercut choice of the
time origin)
.
f(t) = E f(n)<f> (t)
n n
£ I .f (n)A(t)
n=l n
where:
4>n(t) is a linearly independent set of functions
defining the internal structure of f (t)
.
f (n) is a set of numbers.
The internal square error, due to the approximation





















2dt = ( |f(t) | 2dt - E |fn| 2Kn
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K =1 for all n in the set.
n
NOTE: The first number of the equation for the square




(t) must be such that:
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2dt = ? |fins| 2Kn







|<t. n (t) |
2dt
"I
The last equation is recognized to be Parserval ' s theorem.
The expression of a set of functions such as f (t) by an in-
finite set of mutually orthogonal functions is called
"Generized Fourier Series Representation of f(t).
The rectangular function:




has finite energy and can be expressed by a set of functions
as it was described above. Assume that it is chosen:
<j> (t) = Sin(nrrt) ; n>0




Sin(mTt) Sin(mirt)dt = fj ; n~m
t1= o L ° '
n^m
and therefore it can be written:








. 2Sin (nut) dt
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f(n) =J— :n odd (n=2K+l)
nTT
Lo :n even (n=2K)




ifo = Sin(nfT t) ; n>0
So
f(t) = - (Sin(frt) + ^ sin (3irt) - ^ sin(5TTt) +....)no d
The error due to the introduced approximation is shown







2 dt = | f (t) |












2-(i) 2 =0.379; N=l
4 2 4 22- -)-(—-) =0.1999;N=3
TT 3TT
I
4 2 4 2 4 22-(i)
-(^-)
-(^) =0.134; N=5
4 2 4 2 4 2
= 2-(£) -(^jr) -(^jr) =0.101; N=7
From a plot of these, it can be seen that 95% of the energy
is contained in the first 4 terms since the higher order term
(i.e., N-9) becomes insignificant. Therefore, the function







but generates the waveform
f(t) = - (cos (u> t) - j cos (2oJ t) +
+-F- cos(5w t - = cos (7a3Q t) +....
2 . The Use of the Gate Function as Sampling Function
Applying the transformation formula, the frequency domain




F(n) = i \ f(t)e^nw ot dt
Jt/2
pT/2
1 \ , -jni) nt ,, A Z./1'
= t \ Ae dt
=
"jhMpt "3nw ot/2_ ]m t
where
i /2 - - e -e




~ uj.li \iiujn l
nco t 2: na) t °
A 2 _ . , ._. At Sin(noJ t/l)
nM o
t = PW, pulse width
T = PRT, pulse repetition period
At










COST ANALYSIS FOR THE IC DESIGN
Items a through g are considered as "fixed" costs [7],
items h through 1 are considered as "variable" or "unit"
costs. This procedure is related to the production cost of
either a circuit implemented with discrete components or with
an integrated circuit semicustom designed. These are analyzed below:
a. Circuit Design and Breadboard
The semicustom design is more expensive since it is
a new development and incorporates new technology. However,
the difference in cost is not large. After all with the
monochip concept, the engineering time spent on the design
was not more than the time required for the design of the
original discrete circuit.
b. IC Layout
The layout of the metalization mask which provides
the interconnection between the component of the IC design,
required additional time. There is no equivalent procedure
for the discrete circuit design for comparison. Table HI
shows the estimated work time requirements. The monochip
type D used for 80-90% utilization of the area requires
35 to 60 working hours.
3. IC Tooling Fee
The charges for the integration procedure covering
tooling, test equipment, material and engineering development
94






60 15 10 5 10 10
70 25 20 10 20 20
80 60 45 20 35 35
90 100 80 80 60 60
95

cost for the first 50 units of the production, at the present
time, amounts to $2800. The cost per unit, after the base
production quantity, depends on the production per year
requirements (up to 100 ,000/year) and may be anywhere between
5 to 7 dollars each.
c. DC Board Layout
A DC board layout with a custom IC requires consider-
ably less time than the discrete circuit layout because of
the reduced number of interconnections. The size of the IC
layout compared with discrete computations may be as low as
1 :50.
d. Reliability Testing
The cost for standard reliable tests of the semicustom
IC is about the same but the quality level of the IC is always
superior due to the reduced number of components.
e. Special Package Development
The effectiveness of the package development can be
seen in c and d above
.
f. Documentation
A semicustom or custom IC reduces the documentation




(3) PC board debugging procedure
(4) components and vendor listing




The overage development overhead cost is 100% on
top of item (a) through (f). This covers supervisory
personnel, facilities cost, indirect supplies, power, etc.
h • Components
The component portion depends on the chip size, the
package type and the production quantity,
i. Supplier
The cost of supplies associated with the production
is about the same for an IC or discrete design,
j . DC Board
The current cost of the DC boards in quantities of
1000 is:
(1) set up charge—$100-$200
(2) single-sided boards— $0,037-0.005 psi
(3) double-sided boards—$0,065-0.075 psi
(4) cost per drilled hole— $0,025-0.0035
The DC board size requirement for an IC design is significantly
lower and thus the cost is less (about 50%)
.
k. Direct labor









(a) On line supervision per hourly employees;
44% of the direct labor, total.
(b) One section leader per three line supervisors;
25%, 95% of the direct labor, total.
(c) One general manager per four section leaders;
8% of the direct labor, total.
(d) One corporate officer per three general
managers; 3% of the total direct labor costs.
(The Supervisor's salary rate for (a) 175 percent, (b) 300 percent
(c) 400 percent, (d) 500 percent.




m. Conclusions on the IC Cost Reduction
(1) Smaller, simpler PC board
(2) Less incoming inspection
(3) Reduced component insertion time
(4) Less rework
(5) Smaller supervisory overhead
(6) Smaller purchasing, stocking, inventory cost
(7) Reduced quality assurance cost
(8) Less frequent field service
Because the production cost is a function of the per year
quantity, the semicustom IC design is cost effective for
quantities of 5,000 units per year.
Conclusions and application of the entire IC design are
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